Key Takeaways
- ASML’s advanced High-NA EUV lithography systems have achieved high-volume production capability
- Each unit commands a ~$400 million price point — double that of conventional EUV systems
- Systems have successfully processed 500,000 wafers while maintaining ~80% operational uptime
- Major manufacturers including TSMC and Intel stand to gain from streamlined, more efficient chip fabrication
- Complete manufacturing integration timeline remains at 2–3 years
ASML Holding ($ASML) has reached a critical production milestone with its High-NA EUV lithography systems, as confirmed by Chief Technology Officer Marco Pieters in comments made to Reuters prior to a technical industry conference scheduled for Thursday in San Jose.
These advanced systems represent a significant leap forward from ASML’s conventional EUV equipment — currently the sole commercially available extreme ultraviolet lithography technology worldwide. The Dutch company maintains complete market dominance in this critical sector.
Conventional EUV systems are reaching their performance boundaries when fabricating cutting-edge AI processors. This limitation underscores the critical importance of the High-NA variant in today’s semiconductor landscape.
The price point for each High-NA system sits at approximately $400 million. This represents a 100% premium over current-generation equipment.
Despite the substantial investment required, these systems are demonstrating impressive performance metrics. They have successfully processed half a million silicon wafers while delivering the ultra-fine circuit patterning essential for contemporary semiconductor manufacturing.
Operational reliability has reached acceptable levels. ASML reports current uptime hovering around 80%, with ambitions to reach 90% before 2025 concludes.
According to Pieters, the imaging performance data being unveiled at Thursday’s conference provides sufficient evidence to persuade chipmakers to replace multiple manufacturing steps using legacy equipment with a single High-NA operation — representing a substantial streamlining of production workflows.
Implications for TSMC and Intel
Major semiconductor manufacturers like Taiwan Semiconductor Manufacturing (TSM) and Intel (INTC) are positioned to benefit significantly from this technology. These new systems eliminate several expensive and intricate manufacturing stages, potentially driving down production expenses over the long term.
“They have all the knowledge to qualify these tools,” Pieters stated, indicating that leading chipmakers possess the necessary expertise to initiate the qualification procedures.
However, qualification isn’t an immediate process. Pieters projects a two-to-three-year timeline before manufacturers can completely incorporate these systems into operational production facilities.
The half-million wafers already run through the systems have enabled ASML to address initial engineering challenges, bolstering confidence among both the company and its client base in the platform’s viability.
Strategic Timing Considerations
Existing EUV equipment is nearing the upper limits of its capabilities for sophisticated AI chip architectures. As appetite for artificial intelligence computing capacity continues its upward trajectory, semiconductor manufacturers require a viable advancement path.
The High-NA systems are engineered to bridge this capability gap, facilitating the volume production of more powerful and energy-efficient processors.
ASML has invested years in developing this technology. The technical data being showcased at the San Jose conference represents the company’s first public announcement declaring these systems ready for mass manufacturing applications.
Pieters emphasized that production readiness shouldn’t be confused with immediate deployment. Manufacturers still face two to three years of validation and refinement before these machines begin delivering volume chip shipments.
At the time of Pieters’ Reuters interview, ASML’s operational uptime measured approximately 80%, with the company targeting 90% achievement by year-end.





