Key Highlights
- INTC stock climbed 3.05% following 18A-P risk production announcement at VLSI.
- Intel Foundry demonstrates continued execution on advanced process roadmap.
- 18A-P technology delivers enhanced performance, power efficiency, and design versatility.
- Company presents research on future technologies including CFET, GaN, and advanced interconnects.
- Foundry milestone provides positive momentum for INTC amid recent volatility.
Shares of Intel Corporation (INTC) climbed to 120.61, marking a 3.05% increase, following a volatile trading session that concluded with strong upward momentum. Despite initial weakness during morning hours, the stock reversed course and finished near session highs. The rally came after Intel revealed significant foundry advancements during the 2026 VLSI Symposium.
18A-P Technology Achieves Risk Production Milestone
Intel Foundry confirmed that its 18A-P process node has reached risk production status, aligning with the timeline previously communicated to industry partners. This development represents the initial performance-optimized variant within the broader Intel 18A platform. The announcement reinforces confidence in Intel’s ability to deliver on its foundry commitments.
The chipmaker positioned Intel 18A-P as a fully compatible enhancement to the base Intel 18A node. This backward compatibility enables customers to leverage their existing design libraries and development workflows. Such continuity minimizes barriers for partners transitioning to the improved manufacturing process.
According to Intel, the 18A-P node provides a 9% boost in performance while maintaining identical power consumption. Alternatively, it achieves 18% reduction in power usage when operating at equivalent performance levels. The technology further incorporates improved thermal management capabilities and expanded design flexibility.
Technical Innovations Drive Efficiency Improvements
Intel unveiled Power Boost, a dual-contact transistor architecture available for the 18A-P platform. This innovation reduces electrical resistance, enhances current delivery, and enables higher operating frequencies without increasing capacitance. Consequently, chip designers gain additional tools for optimizing performance.
The semiconductor manufacturer also documented thermal resistance improvements ranging from 20% to 40%. Intel highlighted via resistance reductions of 10% to 30% achieved through optimized materials and structural modifications. These enhancements address critical challenges in heat dissipation, power distribution, and inter-layer signal integrity.
Additionally, Intel expanded its transistor library with new low-power and high-performance variants. The company introduced a fifth logic voltage threshold configuration positioned between ULVT and LVT options. This expansion provides engineers with greater precision when optimizing designs for specific speed, power, and efficiency targets.
VLSI Conference Reveals Broader Technology Vision
Intel leveraged the VLSI symposium to demonstrate how 18A-P builds upon foundational innovations introduced with Intel 18A. The company successfully commercialized gate-all-around transistor architecture and backside power delivery technology in the previous year. These capabilities now form the foundation for subsequent process enhancements and scaling strategies.
Intel shared research data indicating an 11% reduction in routed area alongside a tenfold decrease in dynamic voltage droop. According to the company, these improvements can enable frequency increases up to 6%. They may also facilitate dynamic power reductions exceeding 15% compared to traditional frontside power delivery approaches.
The company further unveiled exploratory research spanning CFET architecture, GaN material integration, and ruthenium interconnect technology. Intel’s CFET development successfully stacked NMOS and PMOS transistors at a 45nm gate pitch. Meanwhile, investigations into GaN and ruthenium focus on advancing power management solutions, interconnect miniaturization, and next-generation chip energy efficiency.





