Key Takeaways
- High-NA EUV lithography platforms from ASML have demonstrated readiness for high-volume manufacturing operations
- Systems priced at approximately $400 million per unit — twice the cost of previous-generation EUV tools
- Over 500,000 silicon wafers successfully processed with roughly 80% operational uptime achieved
- Leading chipmakers such as Intel and TSMC poised to benefit from simplified manufacturing processes
- Full-scale production integration expected to take another 2–3 years
ASML Holding’s ($ASML) cutting-edge High-NA EUV lithography platforms have crossed an important production threshold, as disclosed by the company’s Chief Technology Officer Marco Pieters in statements provided to Reuters ahead of an upcoming technical summit scheduled for Thursday in San Jose.
This breakthrough technology marks a substantial advancement beyond ASML’s standard EUV lithography machinery — presently the only extreme ultraviolet solution commercially deployed across the globe. The Netherlands-based corporation holds an absolute monopoly in this specialized market segment.
Traditional EUV platforms are approaching their technical boundaries when manufacturing state-of-the-art AI chips. This constraint elevates the importance of the High-NA advancement for semiconductor production worldwide.
Pricing for individual High-NA units sits at roughly $400 million. That figure represents double the investment required for current-generation machinery.
Yet this considerable expenditure demonstrates its value through operational results. These sophisticated tools have completed processing on 500,000 silicon wafers while maintaining the nanoscale precision patterning demanded by modern chip architectures.
Performance consistency has shown notable enhancement. ASML indicates current operational availability sits near 80%, with aggressive targets to achieve 90% before the close of 2025.
Pieters stated that imaging performance information being revealed at Thursday’s sector conference delivers compelling evidence for producers to merge several production sequences currently requiring older equipment into a single optimized High-NA workflow — marking a meaningful efficiency improvement.
Implications for TSMC and Intel
Premier semiconductor fabricators including Taiwan Semiconductor Manufacturing (TSM) andINTC) stand ready to leverage this technological evolution. These new platforms eliminate many costly and complex production steps, potentially lowering total manufacturing costs.
“They have all the knowledge to qualify these tools,” Pieters said, referring to major chipmakers’ readiness to begin the qualification process.
Still, qualification requires substantial time investment. Pieters anticipates a two-to-three-year timeframe before producers can fully integrate these platforms into operational fabrication facilities.
The 500,000 wafers already processed through these tools have allowed ASML to address early operational obstacles, building greater assurance among both the manufacturer and its clientele regarding platform dependability.
The Strategic Importance of This Development
Current-generation EUV equipment encounters performance ceilings when manufacturing complex AI processor designs. With artificial intelligence computing demand accelerating rapidly, chip manufacturers need practical alternatives.
High-NA systems are designed specifically to overcome this obstacle, enabling volume production of more powerful and power-efficient silicon.
ASML has dedicated considerable time perfecting this technology. The performance metrics being shared at the San Jose gathering mark the company’s initial public acknowledgment that these platforms have attained mass-manufacturing capability.
Pieters stressed that achieving production-readiness status differs from immediate operational deployment. Fabrication facilities confront an additional two-to-three-year qualification and integration phase before these tools can commence volume manufacturing operations.
During Pieters’ conversation with Reuters, ASML’s availability metrics stood around 80%, with corporate objectives to reach 90% before 2025 ends.
The semiconductor sector now monitors developments carefully as this emerging lithography generation transitions from experimental phase to operational deployment, potentially transforming advanced chip production for the foreseeable future.





